Not all FPGA VIs are practical to simulate because the simulation software runs more slowly than FPGA hardware. Consider limiting the parts of the FPGA VI that you simulate to reduce simulation run time.

You can try the following strategies to reduce simulation run time:

• Reduce the user-defined delays in nodes such as the Discrete Delay Express VI and Zero-Order Hold VI.
• Reduce the execution rates of FPGA timing functions.