Close FPGA VI Reference

Closes the reference to the FPGA VI and, optionally, resets execution of the VI. By default, the Close FPGA VI Reference function closes the reference to the FPGA VI and resets the FPGA VI. To configure this function only to close the reference, right-click the function and select Close from the shortcut menu.

The Close FPGA VI Reference function also stops all DMA FIFOs on the FPGA.


icon

Inputs/Outputs

  • cgenclassrn.png FPGA VI Reference In —

    FPGA VI Reference In is a reference to an FPGA VI. You must open a reference to the FPGA VI to use this parameter.

  • cerrcodeclst.png error in —

    error in describes error conditions that occur before this node runs. This input provides standard error in functionality.

  • ierrcodeclst.png error out —

    error out contains error information. This output provides standard error out functionality.

    • The Close FPGA VI Reference function has different options in the shortcut menu depending on where you configure the FPGA VI to execute. The following table lists the different options.

    Location of FPGA VI Execution Shortcut Options for Close FPGA VI Reference
    FPGA target

    Close

    Close and Reset if Last Reference
    Development computer

    Close

    Close and Abort without Reference Counting

    The following table describes the options in more detail.

    Option Description
    Close Closes the reference to the FPGA VI without resetting or aborting the FPGA VI.
    Close and Reset if Last Reference (Default) Closes the reference to the FPGA VI and resets the VI if no other references to the VI are open. Resetting the VI returns VI controls and indicators to default states, sets global variables and uninitialized shift registers to default values, and clears FIFOs.
    Note LabVIEW does not support this option for applications with implicit enable signals removed from single-cycle Timed Loops.
    Close and Abort without Reference Counting Closes the reference to the FPGA VI and aborts the FPGA VI. Aborting the FPGA VI resets values in the VI only if the VI is not in memory. A VI remains in memory if the front panel is open, the VI is a subVI of another VI, or another component references the VI. If you abort a VI and the VI is in memory, the next time you open a reference to the VI, the VI is in the same state as when you closed the reference.