Developing Custom FPGA Code Using LabVIEW FPGA course delivers a learning experience for designing, prototyping, and deploying reliable LabVIEW FPGA code for your application. At the end of the course, you will be able to translate your embedded system requirements into a scalable software architecture, choose appropriate methods for inter-process communication, design, deploy and replicate your FPGA code for your embedded application.
Virtual training not available for this course
Classroom training not available for this course
Private training not available for this course
Design, prototype, and deploy LabVIEW FPGA code.
Acquire and generate analog and digital signals, control timing, and implement signal processing on FPGA.
Explore functionalities for maximum performance and reliability using the LabVIEW FPGA Module.
Explore debugging, benchmarking, and testing your LabVIEW FPGA application.
On-Demand: 5 hours
Engineers interested on LabVIEW FPGA development, debugging and troubleshooting.
LabVIEW Core 1 and LabVIEW Core 2
LabVIEW Professional Development System
LabVIEW FPGA Module
LabVIEW Real-Time Module
NI CompactRIO Controller
NI Analog Input, Analog Output, Thermocouple Input, and Digital Output modules
On-Demand: Included with software subscription and enterprise agreements, or 5 Education Services Credits, or 2 Training Credits
Lesson | Overview | Topics |
---|---|---|
Introduction to FPGA | Learn about how FPGA works and its components. |
|
Exploring LabVIEW FPGA Module | Learn about how to work with FPGAs in LabVIEW and the communication method between the FPGA and the host. |
|
Selecting Execution Mode | Learn about different execution modes in LabVIEW FPGA. |
|
Compiling FPGA VI | Learn about compilation details for FPGA VI. |
|
Exploring Compilation Considerations | Learn about FPGA compilation details and basic optimizations. |
|
Configuring FPGA I/O | Explore techniques to access and control I/O of the FPGA VI. |
|
Exploring LabVIEW FPGA IO Types | Explore available FPGA I/O types and techniques to manage errors on the FPGA. |
|
Controlling Loop Execution Rates | Explore techniques to control the timing of the FPGA VI. |
|
Synchronizing C Series Modules | Explore the synchronization methods for C Series modules. |
|
Timing Considerations for LabVIEW FPGA VI | Explore and use the timing functions for different purposes. |
|
Exploring the Fixed-Point Data Type | Learn how to use fixed-point data type. |
|
Exploring the Single-Precision Floating-Point Data Type | Explore the characteristics and usage of Single-Precision Floating-Point data type. |
|
Reviewing Additional Signal Processing Options in LabVIEW FPGA | Explore built-in or external functions to process signals with the FPGA. |
|
Exploring Parallel Loops on LabVIEW FPGA | Explore parallel loops, performance considerations, and how to communicate between loops running in the FPGA. |
|
Transferring Latest Data (Tag) from FPGA to RT | Use tags to transfer the latest data points and explore the tag communication mechanisms. |
|
Transferring Buffered Data (Stream, Message from LabVIEW FPGA to RT) | Use streams and messages to transfer multiple data points and explore the communication mechanisms for their implementation. |
|
Deploying FPGA VI | Explore different methods to deploy the FPGA bitfile. |
|
Transferring Latest Data in LabVIEW FPGA | Use tags to transfer the latest data points and explore the tag communication mechanisms. |
|
Transferring Buffered Data in LabVIEW FPGA | Use streams and messages to transfer multiple data points and explore the communication mechanisms for their implementation. |
|
RT to FPGA Synchronization and Health Monitoring | Explore how to synchronize the VIs and usage of watchdogs in the FPGA. |
|
Exploring FPGA Optimizations for FPGA Code | Explore the techniques used to optimize the size the code takes in the FPGA and the throughput of the FPGA. |
|
Exploring Single-Cycle Timed Loop Execution | Learn how to optimize the code execution with Single-Cycle Timed Loops (SCTL). |
|
Timing Considerations Using SCTLs | Learn how to optimize the code execution with single-cycle timed loops. |
|
Troubleshooting and Optimizing Code on SCTL | Learn about optimizations for the FPGA performance and resource usage. |
|
Exploring Pipelining in LabVIEW FPGA | Learn how to implement pipelining in your FPGA VI. |
|
Exploring Four-Wire Handshaking | Explore the four-wire handshaking optimization to improve throughput. |
|
Debugging and Testing FPGA Code | Explore testing and debugging techniques in the FPGA. |
|
Planning to take three or more NI instructor-led courses within one year?
A Training Membership provides cost-effective, unlimited access to all NI public classroom and public virtual courses, along with unlimited certification vouchers.