False Constant
- Updated2025-01-28
- 1 minute(s) read
False Constant
Use this constant to provide a value of FALSE to the block diagram.
You can assign a label to this constant by right-clicking the constant and selecting Visible Items»Label from the shortcut menu.
You can change this value to TRUE by using the Operating tool to click the F portion of the constant or by right-clicking the constant and selecting Data Operations»Change Value to True from the shortcut menu. You cannot change this value while the VI runs.

FPGA Module Details
The following details apply when you use this object in an FPGA VI.
Note The following details are subject to change with each version of the LabVIEW FPGA Module.
Single-Cycle Timed Loop | Supported. |
Usage | N/A |
Timing | This function requires no clock cycles to execute because it does not include an internal register. |
Resources | This function alone consumes no FPGA resources. However, when you wire a True or False constant to a logical operation, the value is combined with the logical operation. |