


NI FPGA: Past, Present, Future

Terry Stratoudakis




“FPGAs.” — “What?”

“Field programmable gate arrays
that are cool programmable chips.”

— “I see! Programmable. Great.
I have programming skills.
So, this should be an easy task for me.”

“Well, not really,
but I can help you.”



<https://www.amazon.com/FPGAs-Software-Programmers-Dirk-Koch/dp/3319264060/> (page V)





Agenda

- Introductions
- FPGA Background
- NI FPGA Platform
- Workflows
- Case Studies
- Future Trends

Introductions

Audience?

Knowledge

- Heard of FPGAs?
- No idea what an FPGA is?

Users


- Who uses FPGAs?
- Wants to use FPGAs?
- Does not want to use FPGAs?

About Me

- Electrical Engineering degrees
- LabVIEW since 1998
- LabVIEW FPGA since 2008

- Wrote book on LabVIEW FPGA in 2020
 - a) Training/Consulting
 - b) Engineering management
 - c) Architect/Developer

Systems Engineering approach



Background


FPGAs: Why and what?

Why FPGAs?

Determinism	Low Latency	High Throughput	Custom Hardware
Low jitter	Quick (output) response to an input Microseconds	Massively parallel Ability to process gigabytes per second FPGAs go wide	Replace obsolete hardware Develop hardware that is not available on the market

What are FPGAs?

- Field Programmable Gate Arrays (FPGAs)
- Software defined hardware
- No operating system
- Configurable Integrated Circuit
- Programmed using Hardware Description Languages (HDL)



FPGAs compared to CPUs, GPUs, ASICs

	FPGA	CPU	GPU	ASIC
Latency	LOW	HIGH	HIGH	LOW
Throughput	HIGH	LOW	HIGH	HIGH
Development Time	MEDIUM	LOW	MEDIUM	HIGH
Custom Hardware	HIGH	LOW	LOW	HIGH
Reconfigurability	HIGH	NONE	NONE	NONE
Multi-core	HIGH	LOW	HIGH	HIGH
Developer Skill	Hardware	Software	Software, Parallel	Hardware



FPGA Challenges

Specialized skillset

- Electrical Engineers with specific background
- Different than software development

Long compile times – minutes, hours, overnight

- Mitigated with simulation


Vendor lock-in

Slow to adopt software engineering practices


NI FPGA Platform

Software and Hardware review

Processor Based Approach



Decision Making in FPGA Hardware



NI FPGA-based Hardware



CompactRIO



FlexRIO



USRP RIO



Multifunction RIO



Modular Instruments



RF Instruments

FlexRIO with Integrated I/O

High-Speed Serial



25 Gbps per lane



16 Gbps per lane



PXIe-7903


Digitizers



4 ch. 500 MS/s
16-bit AI




4 ch. 1 GS/s
16-bit AI




2 ch. 6.4 GS/s
12-bit AI
DC and AC Coupled Variants

Coprocessors



50,780 FPGA
Slices




60,600 FPGA
Slices




82,920 FPGA
Slices

Transceivers



2x2 ch. 6.4 GS/s
12-bit AI & AO

Signal Generators



2 ch. 6.4 GS/s
12-bit AO

35+ Modules




High Speed Serial and Coprocessors




Model Name	PXIe-6594	PXIe-7902	PXIe-7915	PXIe-7903
I/O	8 RX/TX (MGTs) 8 DIO	24 RX/TX (MGTs)	4 RX/TX (MGTs) 8 DIO	48 RX/TX (MGTs)
Maximum Serial Data Rate (per channel)	28 Gb/s	12.5 Gb/s	16.4 Gb/s	28.2 Gb/s
FPGA	Kintex UltraScale+ KU15P	Virtex-7 485T	Kintex UltraScale KU060	Virtex UltraScale+ VU11P
Dynamic RAM	8 GB	2 GB	4 GB	20 GB
Block RAM	34.6 Mb	37.1 Mb	38.0 Mb	341 Mb
DSP Slices	1968	2800	2760	9216
PXI Backplane Link	PCIe Gen3 x8	PCIe Gen2 x8	PCIe Gen3 x8	PCIe Gen3 x8



Focus On Your Algorithm

-  = LabVIEW FPGA Code
-  = NI Abstracted Interfaces
-  = User VHDL



LabVIEW FPGA

Add-on to LabVIEW

Since 2003


Works with AMD/Xilinx Vivado






Verifying Your Components with LabVIEW



- Create, execute, analyze, and present test results from one environment



Mapping LabVIEW to an FPGA





**Public Service
Announcement**


Easy is a
four-letter word

Program with LabVIEW FPGA

- Familiar LabVIEW programming elements
- Develop, simulate, debug, compile and deploy through LabVIEW
- Integrate external FPGA IP

High-Performance Features

- High-throughput math functions
- Advanced timing control
- Access to optimized DSP Cores




Access to IO and Peripherals

- Simple API for front-panel IO
- High bandwidth streaming over PCI Express to Host or other PXI devices
- Random access read/write to DRAM

Programming FPGAs with LabVIEW

Focus on your algorithms, not infrastructure




Save time with extensive libraries of FPGA IP




LabVIEW FPGA IP

- | | | |
|---------------------------------|-------------------------------|------------------------------------|
| 10 Gigabit Ethernet UDP | Edge detection | Persistence display |
| 3-Phase PLL | Equalization | PFT channelizer |
| Accumulator | Exponential | PID |
| All-digital PLL | FFT | Pipeline frequency transform (PFT) |
| Area measurements | Filtering | Polar to X/Y conversion |
| Bayer decoding | FIR compiler | Power level trigger |
| Binary morphology | Fixed-point filter design | Power servoing |
| Binary object detection | Fractional interpolator | Power spectrum |
| BRAM delay | Fractional resampler | Programmable filter |
| BRAM FIFO | Frequency domain measurements | Pulse measurements |
| BRAM packetizer | Frequency mask trigger | Reciprocal |
| Butterworth filter | Frequency shift | RFFE |
| Centroid calculation | Halfband decimator | Rising/falling edge detect |
| Channel emulation | Handshake | RS-232 |
| Channel power | Hardware test sequencer | Scaled window |
| CIC compiler | I2C | Shading correction |
| Color extraction | Image operators | Sin & Cos |
| Color space conversion | Image transforms | Spectrogram |
| Complex multiply | Instruction sequencer | SPI |
| Corner detection | IQ impairment correction | Square root |
| Counters | Line detection | Streaming controller |
| D latch | Linear interpolation | Streaming IDL |
| Delay | Lock-in amplifier filter | Synchronous latch |
| Digital gain | Log | Trigger IDL |
| Digital pre-distortion | Matrix multiply | Unit delay |
| Digital pulse processing filter | Matrix transpose | VITA-49 data packing |
| Discrete delay | Mean, Var, Std deviation | Waveform generation |
| Discrete normalized integrator | Memory IDL | Waveform match trigger |
| Divide | Moving average | Waveform math |
| Dot product | N channel DDC | X/Y to polar conversion |
| DPO | Natural log | Xilinx Aurora |
| DRAM FIFO IDL | Noise generation | Zero crossing |
| DRAM packetizer | Normalized square | Zero order hold |
| DSP48 node | Notch filter | Z-Transform delay |
| DUC/DDC compiler | | |

Xilinx IP available through LabVIEW FPGA



HDL Integration Mechanisms




Leveraging Existing HDL Code

	CLIP	IPIN
Supported Execution Modes	<ul style="list-style-type: none"> • Inside SCTL • Outside SCTL 	Inside SCTL
Support for Simulation	No	Yes
Support for 3rd Party Simulation	Yes	Yes
Support for multiple clock domains	Maximum number of clocks defined by FPGA	Maximum of two clocks: an SCTL clock and an FPGA-derived clock, where the derived clock executes at a rate that is an integer multiple of the SCTL clock
Execution mode with LabVIEW FPGA	Asynchronously to LabVIEW FPGA block diagram	Inline with LabVIEW FPGA block diagram

Additional information can be found in the LabVIEW Help

Compilation Process

LabVIEW FPGA Code



Compile VHDL through Xilinx


```

-- Then we keep track of what the digital input was on the previous
-- clock cycle by inserting another flip flop
previousDigitalInputFF:
process( areset, Clk )
begin
    if areset then
        cPrevdigitalInput <= false;
    elsif rising_edge(Clk) then
        cPrevdigitalInput <= cdigitalInput;
    end if;
end process PreviousDigitalInputFF;

-- Then we have a little combinatorial logic to detect a rising edge
risingEdgeDetected <= cdigitalInput and not cPrevdigitalInput;

-- And finally we have a register that increments when that rising
-- edge is detected.
counterRegister:
process( areset, Clk )
begin
    if areset then
        counterRegister <= 0;
    elsif rising_edge(Clk) then
        if risingEdgeDetected then
            counterRegister <= counterRegister + 1;
        end if;
    end if;
end process counterRegister;
    
```

FPGA Logic Implementation






Public Service Announcement

Done is a four-letter word

LabVIEW FPGA Vivado Project Export


Using Vivado IDE – Vivado Project Export

- Enables development for NI FPGA-enabled hardware (e.g. FlexRIO) using Xilinx Vivado
- Maintains benefits of hardware abstraction
 - Retains hardware-specific “Board Support IP”
 - Interfaces (ADC, DAC, PCIe, DRAM)
 - Driver support (NI-RIO)
 - Provide “low-level” access
 - Intermediate files (design checkpoints, all reports)
 - Vivado tools
 - Timing Closure and Design Analysis, Applying Design Constraints, Design Analysis and Floorplanning, etc
 - 3rd party tools
- Enable optional use of existing LabVIEW FPGA IP




How Does Vivado Project Export Work?


FPGA Design




Export Design




Develop, Simulate, Compile



User CLIP



"Board Support" IP



Deploy to Hardware





Creating a Vivado Project Export

Create User CLIP shell code

```
...
endentity DataAcquisitionEngine is
    port (
        --Clocks from LABVIEW
        clkLock100   ! in std_logic   (100MHz base clock, LV base clocks are phase locked to the FSI 100MHz)
        lockOnTheReset0 ! in std_logic

        --Data to LABVIEW
        dataLockout   ! out std_logic   --this signal requested clock to perform synchronous transfer of data between the CLIP and LV

        --Data from LABVIEW
        dtTrigger     ! in std_logic   --after acquisition of data until a trigger signal is received from the user
        dtReqLength   ! in std_logic_vector (5 downto 0)  --request the specified number of data samples that wait the next trigger signal

        --Acquisition Done
        @overFlowDetected ! out std_logic   (this register is '0' as CPU overflow during an acquisition)
        TestFinalize   ! in std_logic_vector (15 downto 0)
        TestFinalizeB ! in std_logic_vector (15 downto 0)
        TestSignalTimes ! out std_logic_vector (15 downto 0)

        --Data Out
        @dataOut     ! out std_logic_vector(15 downto 0)
        @dataOutReady ! in std_logic


        --Data In
        @dataIn      ! in std_logic_vector(15 downto 0)
        @dataInValid ! in std_logic
        @dataInReady ! out std_logic

        --Data from signal device
        @signalData  ! in std_logic_vector(15 downto 0)


        --Data from signal device
        @inputRegister0 ! in std_logic_vector(8 downto 0)
        @inputRegister1 ! in std_logic_vector(8 downto 0)
        @inputRegister2 ! in std_logic_vector(8 downto 0)
        @inputRegister3 ! in std_logic_vector(8 downto 0)
        @inputRegister4 ! out std_logic_vector(8 downto 0)
        @inputRegister5 ! out std_logic_vector(8 downto 0)
        @inputRegister6 ! out std_logic_vector(8 downto 0)
        @inputRegister7 ! out std_logic_vector(8 downto 0)
        @inputRegister8 ! out std_logic_vector(8 downto 0)
        @inputRegister9 ! out std_logic_vector(8 downto 0)
        @inputRegisterA ! out std_logic_vector(8 downto 0)
        @inputRegisterB ! out std_logic_vector(8 downto 0)

        --Symptomatic Global Reset from the LABVIEW environment
        @reset       ! in std_logic
    )
endentity DataAcquisitionEngine
```


Create Build Specification



Configure and Build



Launch Vivado



LabVIEW FPGA IP Export Utility

Overview

- Allow export of LabVIEW FPGA IP to netlist/VHDL, and reuse IP on **non-NI platform**.
- Full support for this functionality was started in LabVIEW 2020.

Features



Two ways to export the IP

Export to Encrypted Netlist (.dcp)
Export to Plaintext (.vhd, and RTL style)



Supported on all NI (Vivado) hardware by default

Workflow

1

Research, design,
and develop IP in
LabVIEW FPGA

2

Validate results
(simulation and HW)
using LabVIEW
FPGA

3

Export Design via
LabVIEW FPGA IP
Export Utility

4

Incorporate the
exported netlist into
Vivado design

- Run Synthesis
- Run Implementation
- Generate Bitstream

5

Leverage exported
IP in overall design

Considerations

- Support first introduced in LabVIEW 2020.
- No automatic 4-wire/AXI support
- The NI non-FPGA target family needs to match what the IP Export was built against.
 - E.g., NI-7915 has an FPGA from the Kintex-Ultrascale family

LabVIEW FPGA Observations

LabVIEW FPGA – Observations

Strengths

- Domain experts can program FPGAs
- LabVIEW skills expand into FPGAs
- Graphical environment matches spatial aspect of FPGAs
- Some skill portability across NI FPGA product lines
- Peer to Peer (P2P) to/from other NI instruments
- Specialized and diverse applications


Weaknesses

- Community has not hit critical mass
- Training is challenging
 - User background, NI FPGA product, Application
- Primarily for NI FPGA hardware
- No System on Chip (SoC) support
- Some solutions can have high complexity

Case Studies

Reconfigurable IQ Digitizer


Reconfigurable IQ Digitizer – System Diagram




Reconfigurable IQ Digitizer – Excerpt 1

Situation	The functional data flow through DSP components is known. The specific DSP configuration and technical trade-offs are unknown and require evaluation.
Action	Develop template to support DSP IP component research.
Result	Multiple models as a simulated digital twin and FPGA bitfile could be studied independently. DSP IP component integration risk reduced.


FPGA Functional Block Diagram – Situation



IP Development Template – Action




IP Development Template – Class Hierarchy




Reconfigurable IQ Digitizer – Excerpt 2

Situation	As part of a larger test system, there is a need for a multi-channel data acquisition system with custom DSP data reduction.
Action	Use NI Actor Framework to support substitution of simulated digital twin and hardware processes.
Result	Ability to integrate product into system prior to full FPGA implementation.

Software Architecture & Dataflow




Actor Call Chain and Hierarchy



Digital Product Tester

Digital Product Tester – Workflow



Digital Product Tester – Excerpt


Situation	Firmware is needed to support over 350 product requirements.
Action	Test plan written. Developed 50 simulated tests that covered 270 of the requirements.
Result	Simulated tests saved test time and hardware costs. Significant reduction of integration risk. High pass rate of tests when running with hardware.

Product IP Test Workflow Optimization

Product IP Test Workflow Optimization

Situation	Product IP test team is looking for optimal workflow.
Action	Reviewed workflow options including: <ol style="list-style-type: none">1. Simulation Export2. Vivado Export3. Simulation (Simulated I/O)
Result	Changes to VHDL can be added by any Test Engineer

Product IP Test Workflow Analysis




Workflow	Test Engineer Required?	Firmware Engineer Required?
Simulation Export	Yes	Yes <input type="checkbox"/>
Vivado Export	Yes	Yes <input type="checkbox"/>
Simulation (Simulated I/O)	Yes	No <input checked="" type="checkbox"/>

LabVIEW FPGA CLIP Interface Simplification

LabVIEW FPGA CLIP Interface Simplification

Situation	LabVIEW FPGA that wrapped the Component Level IP running Verilog had excess interface logic. This made Verilog integration is labor intensive.
Action	Work with Verilog developer to update Interface Control Document (ICD) to encapsulated the interface logic. Developed Verilog integration procedure.
Results	Reduced Verilog LabVIEW FPGA CLIP integration risks.

LabVIEW FPGA CLIP Interface Simplification



Case Studies Review

- Reconfigurable IQ Digitizer
- Digital Product Tester
- Product IP Test Workflow Optimization
- LabVIEW FPGA CLIP Simplification

Trends

NI FPGA Trends

Developer Background of NI FPGAs

Scenario	More Vivado/HDL developers using NI FPGAs
Proposed Action	Make sure interfaces are defined <ul style="list-style-type: none">• What goes into LabVIEW FPGA, CLIP, and/or IPIN?
Forecast	Integration risk is reduced <ul style="list-style-type: none">• Access to more open, licensed, and proprietary IP

More High-Speed Serial on NI FPGA Products

Scenario	More HSS/MGT interfacing on NI products
Proposed Action	Development of tooling and examples
Forecast	More NI FPGA products in systems <ul style="list-style-type: none">• Better developer experience (e.g., NI FPGA P2P)

CI/CD in NI FPGA workflows

Scenario	CI/CD needed in NI FPGA workflows
Proposed Action	Development of tooling and examples
Forecast	More efficient and standardized workflows

Varied Host Interface Languages for NI FPGA


Scenario	Increase in non-LabVIEW host interfacing <ul style="list-style-type: none">e.g., C, C#, Python
Proposed Action	Advocating of best practices in workflows
Forecast	Wider use of NI FPGA products <ul style="list-style-type: none">More accessible for developers

FPGA Trends

Chips Getting Larger and More Complex

Scenario	Chips getting larger and more complex <ul style="list-style-type: none">• e.g., System on Chip (SoC)
Proposed Action	More standard tools & techniques <ul style="list-style-type: none">• Systems Engineering• Software Engineering
Forecast	Larger teams could benefit from more structure

Zynq™ 7000 SoC




Cost-Optimized Scalable SoC Platform

- Single or Dual Arm Cortex®-A9
- 28nm 7 Series Programmable Logic
- Up to 12.5G transceivers
- 7 Series Lifecycle Extended Through at Least 2035

Zynq 7000 SoC Devices

Zynq UltraScale+™ MPSoC




Industry's First Heterogeneous Adaptive SoC

- Dual or Quad Arm Cortex-A53
- Dual Arm Cortex-R5F
- 16nm FinFET+ Programmable Logic
- Arm Mali™-400MP2
- H.264/H.265 Video Codec

Zynq UltraScale+ MPSoC Devices

Zynq UltraScale+ RFSoc




Industry's First Single-Chip Adaptive Radio Platform

- Quad Arm Cortex-A53
- Dual Arm Cortex-R5F
- 16nm FinFET+ Programmable Logic
- Digital RF-ADC, RF-DAC, SD-FEC

Zynq UltraScale+ RFSoc Devices

Versal™ Adaptive SoC



Adaptive SoC


- Dual Arm Cortex-A72
- Dual Arm Cortex-R5F
- 7nm Programmable Logic
- DSP and AI Engines
- Programmable Network on Chip

Versal Adaptive SoC Devices


Datacenters Power Utilization

Scenario	Datacenters utilizing CPUs and GPUs in power hungry algorithms such as LLMs
Proposed Action	Development of domain specific architectures Find areas where FPGAs could be utilized
Forecast	More efficient computing


Processor Based Approach



Decision Making in FPGA Hardware



The Future of FPGAs: Heterogeneous, Massively Parallel SOCs



- Reduced power consumption
- Smaller overall footprint
- Improved re-configurability
- Lower Cost

Image Source Xilinx: Xilinx_Zynq-7000_AP_SoC.jpg

Future of NI FPGA

NI

HSS is near on all new NI FPGA products – it is like network connectivity on a computer – see 7903, see

Veristand and Matlab and LabVIEW FPGA - <https://www.ni.com/en/support/documentation/supplemental/20/matlab---simulink---and-labview-fpga--importing-hdl-coder--expor.html>

See 7890/1 (note the QSP+)

<https://github.com/ni/hdlcoder-support-package-for-nifpga-hardware#hdl-coder-support-package-for-ni-fpga-hardware>

<https://knowledge.ni.com/KnowledgeArticleDetails?id=kA03q0000019fsLCAQ&l=en-US>

<https://www.mathworks.com/help/hdlcoder/generate-hdl-code-from-matlab-code-using-the-command-line-interface.html;jsessionid=e486e1592f8ba9ae6604c29efa8e>

FlexRIO

- Target Applications
 - High speed data converters
 - Custom digital interfacing
 - Real time digital signal processing
- Key Benefits
 - Fully configurable
 - High-speed analog, digital, and RF I/O
 - Uses timing and synchronization capabilities of PXI
 - Synchronize Multiple Modules



FlexRIO Adapter Modules

Digital



100 Mbps
SE DIO



300 Mbps
LVDS DIO



300 Mbps
SE/LVDS DIO



1 Gbps
LVDS DIO



Camera Link



RS-485/422

Digitizers



2 ch. 3 GS/s
8-bit AI



2 ch. 1.6 GS/s
12-bit AI



4 ch. 250 MS/s
14-bit AI



2 ch. 250 MS/s
16-bit AI



16 ch. 120 MS/s
16-bit AI



4 ch. 120 MS/s
16-bit AI



32 ch. 50 MS/s
12-bit AI



2 ch. 80 MS/s
14-bit AI



2 ch. 120 MS/s
16-bit AI



2 ch. 40 MS/s
12-bit AI



16 ch. 50 MS/s,
14-bit AI

RF



100MHz BW
4.4 GHz RF I/O



200MHz BW
4.4 GHz RF Tx



200MHz BW
4.4 GHz RF Rx

Transceivers



2 ch. 100 MS/s
14-bit AI
16-bit AO



2 ch. 250 MS/s
14-bit AI
16-bit AO



4 ch. 100 MS/s
16-bit AI
16-bit AO

Signal Generators



2 ch. 1.25 GS/s
14-bit AO



1 ch. 2 GS/s
14-bit AO



32 ch. 1MS/s
16-bit AO




16 ch. 1MS/s
16-bit AO



FlexRIO Architectures

High-Speed Serial Converters, Integrated I/O

- Second FlexRIO architecture
- Mezzanine I/O module communicates with FPGA via high-speed serial communication
- Xilinx UltraScale FPGAs
- JESD204B interface standard
 - Supports high bandwidth, high performance, high speed, and multi-channel applications



NI Reconfigurable Oscilloscopes

Model	Channels	Max Bandwidth	Max. Sample Rate	AI Voltage Range	Onboard Memory
PXIe-5164	2	400MHz	1GS/s	-50V-50V	1.5GB
PXIe-5170	4/8	100MHz	250MS/s	-2.5V-2.5V	0.75/1.5GB
PXIe-5171	8	250MHz	250MS/s	-2.5V-2.5V	1.5GB
PXIe-5172	4/8	100MHz	250MS/s	-40V-40V	0.75/1.5GB




PXIe-5164



PXIe-5170



PXIe-5171




PXIe-5172




LabVIEW FPGA Module

- Use LabVIEW to design hardware
- Offload the most critical pieces of your application
 - High speed control
 - Inline signal processing
 - Custom protocols
 - Custom timing, triggering, and synchronization
 - Fast stimulus/response testing






A Quick Look at LabVIEW FPGA




LabVIEW Interface






LabVIEW FPGA Elements

I/O Interface




Data Communication



Timing




Control





Abstraction of Hardware Complexities

Acquire analog data point-by-point



Directly transfer analog data to processor memory via FIFO for data logging, display, etc.

LabVIEW FPGA

vs.




~4000 lines of VHDL

VHDL

LabVIEW Graphical Development Environment

“Project” = System Configuration

“VI” = Application




“Front Panel” = Interface Elements

“Block Diagram” = Code



FlexRIO FPGA Design Hierarchy







User-Defined CLIP

User CLIP

- Runs completely parallel to LabVIEW FPGA VI
- User defines the entire interface to LV FPGA Block Diagram
- Supports different netlist types
CLIP in Project



CLIP on Block Diagram






Example CLIP

C:\Users\LocalAdmin\Documents\DeleteMe\Vivado Export Ultrascale\User CLIP\UserRTL_DataAcquisition.vhd - Notepad++

File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?



UserRTL_DataAcquisition.vhd

Clocks to/from LabVIEW

Memory mapped registers to/from host

DMA to/from Host

Signals to/from LabVIEW

```
1  Library ieee;
2  use ieee.numeric_std.all;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity DataAcquisitionEngine is
7  port (
8
9      --Clocks from LabVIEW
10     LvClock100      : in std_logic; --100MHz base clock. LV base clocks are phase locked to the PXI 10MHz.
11     LvClockDerived120 : in std_logic;
12
13     --Clocks to LabVIEW
14     DataClockOut    : out std_logic; --Use this exported clock to perform synchronous transfer of data between the CLIP and LV
15
16     --Registers from CPU
17     dTrigger        : in std_logic; --defer acquisition of data until a trigger signal is received from the cpu
18     dAcqLength      : in std_logic_vector (15 downto 0); --acquire the specified number of data samples then await the next trigger signal
19
20     --Registers to CPU
21     dOverflowDetected : out std_logic; --latch register if 'DMA to CPU' overflows during an acquisition
22     TestSignalAIn     : in std_logic_vector (15 downto 0);
23     TestSignalBIn     : in std_logic_vector (15 downto 0);
24     TestSignalSumOut  : out std_logic_vector (15 downto 0);
25
26     --DMA to CPU
27     dDmaDataOut      : out std_logic_vector(15 downto 0);
28     dDmaDataOutValid : out std_logic;
29     dDmaDataReadyForOutput : in std_logic;
30
31     --DMA from CPU
32     dDmaDataIn       : in std_logic_vector(15 downto 0);
33     dDmaDataInValid  : in std_logic;
34     dDmaDataReadyForInput : out std_logic;
35
36     --Data from Signal Source
37     dSignalDataIn    : in std_logic_vector(15 downto 0);
38
39     --Additional Input/Output Registers
40     dInputRegister0  : in std_logic_vector(63 downto 0);
41     dInputRegister1  : in std_logic_vector(63 downto 0);
42     dInputRegister2  : in std_logic_vector(63 downto 0);
43     dInputRegister3  : in std_logic_vector(63 downto 0);
44     dOutputRegister0 : out std_logic_vector(63 downto 0);
45     dOutputRegister1 : out std_logic_vector(63 downto 0);
46     dOutputRegister2 : out std_logic_vector(63 downto 0);
47     dOutputRegister3 : out std_logic_vector(63 downto 0);
48
49     --asynchronous global reset from the LabVIEW environment
50     aReset           : in std_logic
51 );
52 end entity DataAcquisitionEngine;
```




Example CLIP

Application Specific
User Code

C:\Users\LocalAdmin\Documents\DeleteMe\Vivado Export Ultrascale\User CLIP\UserRTL_DataAcquisition.vhd - Notepad++

File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?



UserRTL_DataAcquisition.vhd

```
53
54 architecture rtl of DataAcquisitionEngine is
55
56 signal DataClock : std_logic;
57 signal dAcquisitionInProgress : std_logic;
58 signal dSampleCount : unsigned (15 downto 0);
59 signal dMonitorOverflow : std_logic;
60 signal dStartAcquisition : std_logic;
61 signal dTriggerDelay : std_logic;
62 signal dTriggerRe : std_logic;
63
64 begin
65
66 TestSignalSumOut <= TestSignalAIn + TestSignalBIn;
67 DataClock <= LvClock100;
68 DataClock <= LvClockDerived120;
69 DataClockOut <= DataClock;
70
71 GetDataToDMA: process (aReset, DataClock) is
72 begin
73     if (aReset = '1') then
74         dDmaDataOut <= (others => '0');
75         dDmaDataOutValid <= '0';
76     elsif (rising_edge(DataClock)) then
77         if dAcquisitionInProgress = '1' then
78             dDmaDataOut <= dSignalDataIn;
79             dDmaDataOutValid <= '1';
80         else
81             dDmaDataOut <= (others => '0');
82             dDmaDataOutValid <= '0';
83         end if;
84     end if;
85 end process GetDataToDMA;
86
87 MonitorDMAOverflow: process (aReset, DataClock) is
88 begin
89     if (aReset = '1') then
90         dOverflowDetected <= '0';
91     elsif (rising_edge(DataClock)) then
92         dMonitorOverflow <= dMonitorOverflow or (dAcquisitionInProgress and (not dDmaDataReadyForOutput));
93         dOverflowDetected <= dMonitorOverflow;
94     end if;
95 end process MonitorDMAOverflow;
96
```


Socketed CLIP

I/O
Socket
CLIP

- Interface between FPGA GPIO/MGTs and LabVIEW
- Runs completely parallel to LabVIEW code
- Often passes clocks to LabVIEW for synchronous data movement
- I/O developer defines interface to LabVIEW FPGA

Socketed CLIP in
Project

Socketed CLIP on
Block Diagram





Vivado – RTL Hierarchy

The screenshot displays the Vivado Project Manager interface for a project named 'PXle7915_Export'. The 'Sources' pane shows a hierarchical tree of design sources. A blue box highlights the 'MacallanTop' structure, and a yellow box highlights the 'Component_dash_Level_IP_CLIP0 : DataAcquisitionEngine(rtl) (UserRTL_DataAcquisitionEngine.vhd)' file. A File Explorer window is open, showing the file path 'C:\Users\LocalAdmin\Documents\DeleteMe\Vivado Export Ultrasc...'. The 'User' folder is selected, and the 'DataAcquisitionEngine.vhd' file is highlighted. The 'Code' pane shows the contents of the selected file, which includes a signal declaration for 'dSignalDataIn'.

```
34 dDmaDataReadyForInput : out std_logic;
35
36 --Data from Signal Source
37 dSignalDataIn : in std_logic_vector(15 downto 0);
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
```

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes
synth_1	constrs_1	Not started							
impl_1	constrs_1	Not started							



Vivado – RTL Hierarchy

The screenshot displays the Vivado IDE interface. The left sidebar shows the Project Manager with a hierarchy of sources. The main window shows the Source File Properties for 'UserRTL_DataAcquisition.vhd'. A dialog box titled 'Implementation Completed' is open, indicating that the implementation was successful. The Design Runs table at the bottom provides a summary of the synthesis and implementation results.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	St
synth_1 (active)	constrs_1	synth_design Complete!								49702	53389	92.50	0	0	6
impl_1	constrs_1	route_design Complete!	0.104	0.0...	0.030	0.0...	0.000	4.833	0	48644	54518	109.00	0	0	6
Out-of-Context Module Runs															
DualPortRamCoreFPGAwMemoryn0_synth_1	DualPortRamCoreFPGAwMemoryn0	synth_design Complete!								0	0	0.50	0	0	6



Vivado – RTL Hierarchy

The screenshot displays the Vivado IDE interface for an implemented design. The left sidebar shows the Project Manager and Implementation sections. The main workspace is divided into several panes:

- Netlist:** Shows a hierarchical tree of components including MacallanTop, Nets (12012), Leaf Cells (7726), and various wrapper and interface blocks.
- Source File Properties:** Shows properties for the selected file 'UserRTL_DataAcquisition.vhd', including its location and type (VHDL).
- Timing Summary:** A table summarizing the design's timing performance.
- Timing Diagram:** A visualization of the timing paths, showing signal transitions across various components.

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.104 ns	Worst Hold Slack (WHS): 0.030 ns	Worst Pulse Width Slack (WPWS): 0.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 195292	Total Number of Endpoints: 193626	Total Number of Endpoints: 66087

All user specified timing constraints are met.