# NI FPGA: Past, Present, Future

Terry Stratoudakis





"FPGAs." — "What?"

"Field programmable gate arrays that are cool programmable chips."

"I see! Programmable. Great. I have programming skills. So, this should be an easy task for me."

"Well, not really, but I can help you."

Dirk Koch: Frank Hannig Deniel Ziener Editors FPGAs for Software Programmers

https://www.amazon.com/FPGAs-Software-Programmers-Dirk-Koch/dp/3319264060/ (page V)





## Agenda

- Introductions
- FPGA Background
- NI FPGA Platform
- Workflows
- Case Studies
- Future Trends

## Introductions





# **Audience?**

# Knowledge

# Heard of FPGAs?No idea what an FPGA is?

# Users

- Who uses FPGAs?
- Wants to use FPGAs?
- Does not want to use FPGAs?

## **About Me**

- Electrical Engineering degrees
- LabVIEW since 1998
- LabVIEW FPGA since 2008
- Wrote book on LabVIEW FPGA in 2020
- a) Training/Consulting
- b) Engineering management
- c) Architect/Developer

Systems Engineering approach

#### INTRODUCTION TO LABVIEW<sup>TM</sup> FPGA FOR RF, RADAR, AND ELECTRONIC WARFARE APPLICATIONS

#### Terry Stratoudakis





## Background

FPGAs: Why and what?



## Why FPGAs?

Determinism	Low Latency	High Throughput	Custom Hardware
Low jitter	Quick (output) response to an input Microseconds	Massively parallel Ability to process gigabytes per second FPGAs go wide	Replace obsolete hardware Develop hardware that is not available on the market



## What are FPGAs?

- Field Programmable Gate Arrays (FPGAs)
- Software defined hardware
- No operating system
- Configurable Integrated Circuit
- Programmed using Hardware Description Languages (HDL)





## **FPGAs compared to CPUs, GPUs, ASICs**

	FPGA	CPU	GPU	ASIC
Latency	LOW	HIGH	HIGH	LOW
Throughput	HIGH	LOW	HIGH	HIGH
Development Time	MEDIUM	LOW	MEDIUM	HIGH
Custom Hardware	HIGH	LOW	LOW	HIGH
Reconfigurability	HIGH	NONE	NONE	NONE
Multi-core	HIGH	LOW	HIGH	HIGH
Developer Skill	Hardware	Software	Software, Parallel	Hardware





## **FPGA Challenges**

#### Specialized skillset

- Electrical Engineers with specific background
- Different than software development

#### Long compile times – minutes, hours, overnight

Mitigated with simulation

#### Vendor lock-in

Slow to adopt software engineering practices



## **NI FPGA Platform**

Software and Hardware review



### **Processor Based Approach**





## **Decision Making in FPGA Hardware**





## **NI FPGA-based Hardware**



CompactRIO



FlexRIO



USRP RIO



Multifunction RIO



Modular Instruments



**RF** Instruments



## **FlexRIO** with Integrated I/O



35+ Modules

## **High Speed Serial and Coprocessors**









Model Name	PXIe-6594	PXIe-7902	PXIe-7915	PXIe-7903
I/O	8 RX/TX (MGTs) 8 DIO	24 RX/TX (MGTs)	4 RX/TX (MGTs) 8 DIO	48 RX/TX (MGTs)
Maximum Serial Data Rate (per channel)	28 Gb/s	12.5 Gb/s	16.4 Gb/s	28.2 Gb/s
FPGA	Kintex UltraScale+ KU15P	Virtex-7 485T	Kintex UltraScale KU060	Virtex UltraScale+ VU11P
Dynamic RAM	8 GB	2 GB	4 GB	20 GB
Block RAM	34.6 Mb	37.1 Mb	38.0 Mb	341 Mb
DSP Slices	1968	2800	2760	9216
PXI Backplane Link	PCIe Gen3 x8	PCIe Gen2 x8	PCIe Gen3 x8	PCIe Gen3 x8





ni.com





Since 2003

# Works with AMD/Xilinx Vivado



## Verifying Your Components with LabVIEW







## **Mapping LabVIEW to an FPGA**





#### **Public Service Announcement**

# *Easy* is a four-letter word

N. IN

#### **Program with LabVIEW FPGA**

- Familiar LabVIEW programming elements
- Develop, simulate, debug, compile and deploy through LabVIEW
- Integrate external FPGA IP

#### **High-Performance Features**

- High-throughput math functions
- Advanced timing control
- Access to optimized DSP Cores





## **Programming FPGAs with LabVIEW**



#### Save time with extensive libraries of FPGA IP



#### LabVIEW FPGA IP

Edge detection

Equalization

Exponential

FIR compiler

Fixed-point filter design

Frequency mask trigger

Hardware test sequencer

Fractional interpolator

Fractional resampler

Frequency domain

measurements

Frequency shift Halfband decimator

Image operators

Line detection

Matrix multiply

Memory IDL

Natural log

Notch filter

Matrix transpose

Moving average

N channel DDC

Noise generation Normalized square

Image transforms

Instruction sequencer

Linear interpolation

Lock-in amplifier filter

Mean, Var, Std deviation

IQ impairment correction

Handshake

I2C

Log

FFT

Filterina

Persistence display PFT channelizer PID Pipeline frequency transform (PFT) Polar to X/Y conversion Power level triager Power servoing Power spectrum Programmable filter Pulse measurements Reciprocal RFFE Rising/falling edge detect RS-232 Scaled window Shading correction Sin & Cos Spectrogram SPI Square root Streaming controller Streaming IDL Synchronous latch Trigger IDL Unit delay VITA-49 data packing Waveform generation Waveform match trigger Waveform math X/Y to polar conversion Xilinx Aurora Zero crossina Zero order hold Z-Transform delay 2

EMERSON

## Xilinx IP available through LabVIEW FPGA





## **Xilinx IP – FIR Compiler – Filter Options**

R Compiler (7.2)		1
Documentation		
P Symbol Freq. Response Implementation Details Coefficient Reload	Component Name FIR_Compiler_1_4940274132144D0B89360F6C70F7F0BE	
Show disabled ports	Filter Options Channel Specification Implementation Detailed Implementation Interface Summary	
	Fiter Coefficients	
	Select Source Vector V	
	Coefficient Vector [.1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	
	Coefficient File no.coe file loaded	
	Number of Coefficient Sets 1	
M_AXIS_DATA +	Number of Coefficients	
+ S_AXIS_RELOAD event_s_data_tlast_missing		
+ S AXIS CONFIG event s data chanid incorrect	Filter Specification	
aresetn     event_s_config_tlast_missing	Filter Type Single Rate	
aclk event_s_config_tlast_unexpected -	Inferred Coefficient Structure(s): Symmetric or Non Symmetric	
aclken     event_s_reload_tlast_missing	Rate Change Type Integer  V	
event_s_reload_tiast_unexpected	Interpolation Rate Value 1 [1 - 1]	
	Decimation Rate Value 1 [1-1]	
	Zero Pack Factor 1 [1-1]	
	OK Ca	ancel



## **HDL Integration Mechanisms**





#### N

# **Leveraging Existing HDL Code**

	CLIP	IPIN
Supported Execution Modes	<ul><li>Inside SCTL</li><li>Outside SCTL</li></ul>	Inside SCTL
Support for Simulation	Νο	Yes
Support for 3rd Party Simulation	Yes	Yes
Support for multiple clock domains	Maximum number of clocks defined by FPGA	Maximum of two clocks: an SCTL clock and an FPGA- derived clock, where the derived clock executes at a rate that is an integer multiple of the SCTL clock
Execution mode with LabVIEW FPGA	Asynchronously to LabVIEW FPGA block diagram	Inline with LabVIEW FPGA block diagram

Additional information can be found in the LabVIEW Help

ni.com

### **Compilation Process**







## Public Service Announcement

Done is a four-letter word

## LabVIEW FPGA Vivado Project Export



## **Using Vivado IDE – Vivado Project Export**

- Enables development for NI FPGA-enabled hardware (e.g. FlexRIO) using Xilinx Vivado
- Maintains benefits of hardware abstraction
  - Retains hardware-specific "Board Support IP"
  - Interfaces (ADC, DAC, PCIe, DRAM)
  - Driver support (NI-RIO)
  - Provide "low-level" access
  - Intermediate files (design checkpoints, all reports)
  - Vivado tools
    - Timing Closure and Design Analysis, Applying Design Constraints, Design Analysis and Floorplanning, etc
  - 3<sup>rd</sup> party tools
- Enable optional use of existing LabVIEW FPGA IP







## **How Does Vivado Project Export Work?**



# **Creating a Vivado Project Export**

#### Create User CLIP shell code

	Library icee/
	use ieee.numeric_std.all;
	use ieee.std_logic_ll64.all;
	use ieee.std_logic_unsigned.all;
	and the Red Bard all the Berlin of a
	encry bacadoursictonagine is
	pore (
	Clocks from LabVIEW
	LvClock100 : in std_logicr 100902 base clock. LV base clocks are phase locked to the FXI 10902.
	LvClockDerived120 : in std_logic;
	"Disclose to anotable a set and leader - the this excited shads to enclose exciting another of data between the PTUS and Th
	Registers from CPU
	dTrigger : in std_logic;defer acquisition of data until a trigger signal is received from the cpu
	dAcqLength : in std_logic_vector (15 downto 0);acquire the specified number of data samples then await the next trigger signal
	Registers to CBI
	dowerflowDetected ; out atd logicz latch register if 'DMA to CPU' overflows during an acquisition
	TestSignalAIn : in std_logic_vector (15 downto 0);
	TestSignalBIn : in std_logic_vector (15 downto 0);
	TestSignalSumGut : out std_logic_vector (15 downto 0)/
	COMPANIES CONTRACTOR CONT
	dBalataCut ; out atd logic vector(15 downto 0);
	dDmaDataOutValid : out std logic;
	dDmaDataReadyForOstput : in std_logic;
	dependent of the std logic vector/15 dependent)
	dDmaDataInValid : in std logic;
	dDmaDataReadyForInput : out std_logic;
	Data from Signal Source
	dsignalDatain ( in std_logic_vector(is downto 0)/
	Additional Input/Output Registers
	dInputRegister0 : in std_logic_vector(63 downto 0);
	dInputRegister1 : in std_logic_vector(6) downto 0);
	disputhedister2 : in std logic vector(c) downto 0);
	dependent of a state locie vector (6) deemto (0)
	dOutputRedister] : out atd logic vector(6) downto 0);
	dOutputRegister2 : out std_logic_vector(43 downto 0);
	dOutputRegister3 : out std_logic_vector(63 downto 0);
	aPeret i in std logic
	n n n n n n n n n n n n n n n n n n n
	end entity DataRequisitionEngine;
- 11	

#### Create Build Specification



#### Configure and Build

tegory	Information	
urce Files	Build specification name	
	7902 Stream Controller (FPGA) Vivado Export	
	Bitfile name	
	7902 Stream Controller (FPGA) Vivado Export.Ivbitx	
	Destination directory	
	C:\Users\LocalAdmin\ProjectExportForVivado\H902_Stream_Controller_FPGA_Vivado_Export	7
	Rup when loaded to EDGA	_
	Allow removal of implicit enable signals inside single-cycle I imed Loops	
	Version number	
	Major Minor Fix Build	
	Auto increment	
	Puild enactivation description	
	build specification description	
	Puild OK Creat Hala	
	build OK Cancel Help	

#### Launch Vivado



## LabVIEW FPGA IP Export Utility



## **Overview**

- Allow export of LabVIEW FPGA IP to netlist/VHDL, and reuse IP on non-NI platform.
- Full support for this functionality was started in LabVIEW 2020.




#### **Features**



Two ways to export the IP

Export to Encrypted Netlist (.dcp) Export to Plaintext (.vhd, and RTL style)



Supported on all NI (Vivado) hardware by default

## Workflow





## **Considerations**

- Support first introduced in LabVIEW 2020.
- No automatic 4-wire/AXI support
- The NI non-FPGA target family needs to match what the IP Export was built against.
  - E.g., NI-7915 has an FPGA from the Kintex-Ultrascale family



#### LabVIEW FPGA Observations



## **LabVIEW FPGA – Observations**

#### Strengths

- Domain experts can program FPGAs
- LabVIEW skills expand into FPGAs
- Graphical environment matches spatial aspect of FPGAs
- · Some skill portability across NI FPGA product lines
- · Peer to Peer (P2P) to/from other NI instruments
- · Specialized and diverse applications

#### Weaknesses

- · Community has not hit critical mass
- Training is challenging
  - User background, NI FPGA product, Application
- Primarily for NI FPGA hardware
- No System on Chip (SoC) support
- · Some solutions can have high complexity



#### **Case Studies**



# Reconfigurable IQ Digitizer



## **Reconfigurable IQ Digitizer – System Diagram**





# **Reconfigurable IQ Digitizer – Excerpt 1**

Situation	The functional data flow through DSP components is known. The specific DSP configuration and technical trade-offs are unknown and require evaluation.
Action	Develop template to support DSP IP component research.
Result	Multiple models as a simulated digital twin and FPGA bitfile could be studied independently. DSP IP component integration risk reduced.



#### **FPGA Functional Block Diagram – Situation**





### **IP Development Template – Action**





### **IP Development Template – Class Hierarchy**





## **Reconfigurable IQ Digitizer – Excerpt 2**

Situation	As part of a larger test system, there is a need for a multi-channel data acquisition system with custom DSP data reduction.
Action	Use NI Actor Framework to support substitution of simulated digital twin and hardware processes.
Result	Ability to integrate product into system prior to full FPGA implementation.



### **Software Architecture & Dataflow**





## **Actor Call Chain and Hierarchy**





## Digital Product Tester



# **Digital Product Tester – Workflow**





## **Digital Product Tester – Excerpt**

Situation	Firmware is needed to support over 350 product requirements.
Action	Test plan written. Developed 50 simulated tests that covered 270 of the requirements.
Result	Simulated tests saved test time and hardware costs. Significant reduction of integration risk. High pass rate of tests when running with hardware.



Product IP Test Workflow Optimization



## **Product IP Test Workflow Optimization**

Situation	Product IP test team is looking for optimal workflow.
Action	Reviewed workflow options including: 1. Simulation Export 2. Vivado Export 3. Simulation (Simulated I/O)
Result	Changes to VHDL can be added by any Test Engineer

# **Product IP Test Workflow Analysis**

	$\sim$	$\bigcirc$
Workflow	Test Engineer Required?	Firmware Engineer Required?
Simulation Export	Yes	Yes
Vivado Export	Yes	Yes
Simulation (Simulated I/O)	Yes	No



LabVIEW FPGA CLIP Interface Simplification



## **LabVIEW FPGA CLIP Interface Simplification**

Situation	LabVIEW FPGA that wrapped the Component Level IP running Verilog had excess interface logic. This made Verilog integration is labor intensive.
Action	Work with Verilog developer to update Interface Control Document (ICD) to encapsulated the interface logic. Developed Verilog integration procedure.
Results	Reduced Verilog LabVIEW FPGA CLIP integration risks.
	EMERSON 1

#### **LabVIEW FPGA CLIP Interface Simplification**





## **Case Studies Review**

- Reconfigurable IQ Digitizer
- Digital Product Tester
- Product IP Test Workflow Optimization
- LabVIEW FPGA CLIP Simplification



## Trends



## **NI FPGA Trends**



## **Developer Background of NI FPGAs**

Scenario	More Vivado/HDL developers using NI FPGAs
Proposed Action	Make sure interfaces are defined <ul> <li>What goes into LabVIEW FPGA, CLIP, and/or IPIN?</li> </ul>
Forecast	Integration risk is reduced <ul> <li>Access to more open, licensed, and proprietary IP</li> </ul>

## **More High-Speed Serial on NI FPGA Products**

Scenario	More HSS/MGT interfacing on NI products
Proposed Action	Development of tooling and examples
Forecast	<ul> <li>More NI FPGA products in systems</li> <li>Better developer experience (e.g., NI FPGA P2P)</li> </ul>



## **CI/CD in NI FPGA workflows**

Scenario	CI/CD needed in NI FPGA workflows
Proposed Action	Development of tooling and examples
Forecast	More efficient and standardized workflows



## **Varied Host Interface Languages for NI FPGA**

Scenario	Increase in non-LabVIEW host interfacing <ul> <li>e.g., C, C#, Python</li> </ul>
Proposed Action	Advocating of best practices in workflows
Forecast	<ul><li>Wider use of NI FPGA products</li><li>More accessible for developers</li></ul>



## **FPGA Trends**



## **Chips Getting Larger and More Complex**

Scenario	<ul> <li>Chips getting larger and more complex</li> <li>e.g., System on Chip (SoC)</li> </ul>
Proposed Action	<ul> <li>More standard tools &amp; techniques</li> <li>Systems Engineering</li> <li>Software Engineering</li> </ul>
Forecast	Larger teams could benefit from more structure



#### Zynq™ 7000 SoC



#### Cost-Optimized Scalable SoC Platform

- Single or Dual Arm Cortex®-A9
- 28nm 7 Series Programmable Logic
- Up to 12.5G transceivers
- 7 Series Lifecycle Extended Through at Least 2035

#### Zynq UltraScale+™ MPSoC



#### Industry's First Heterogeneous Adaptive SoC

- Dual or Quad Arm Cortex-A53
- Dual Arm Cortex-R5F
- 16nm FinFET+ Programmable
  Logic
- Arm Mali™-400MP2
- H.264/H.265 Video Codec

#### Zynq UltraScale+ RFSoC



#### Industry's First Single-Chip Adaptive Radio Platform

- Quad Arm Cortex-A53
- Dual Arm Cortex-R5F
- 16nm FinFET+ Programmable
  Logic
- Digital RF-ADC, RF-DAC, SD-FEC



Versal<sup>™</sup> Adaptive SoC

#### Adaptive SoC

- Dual Arm Cortex-A72
- Dual Arm Cortex-R5F
- 7nm Programmable Logic
- DSP and AI Engines
- Programmable Network on Chip

Zynq 7000 SoC Devices

Zynq UltraScale+ MPSoC Devices Zynq UltraScale+ RFSoC Devices

Versal Adaptive SoC Devices

## **Datacenters Power Utilization**

Scenario	Datacenters utilizing CPUs and GPUs in power hungry algorithms such as LLMs
Proposed Action	Development of domain specific architectures Find areas where FPGAs could be utilized
Forecast	More efficient computing

#### **Processor Based Approach**




### **Decision Making in FPGA Hardware**





### The Future of FPGAs: Heterogeneous, Massively Parallel SOCs



- Reduced power consumption
  - Smaller overall footprint
- Improved re-configurability
- Lower Cost

Image Source Xilinx: Xilinx\_Zynq-7000\_AP\_SoC.jpg



## **Future of NI FPGA**

NI

HSS is near on all new NI FPGA products - it is like network connectivity on a computer - see 7903, see

Veristand and Matlab and LabVIEW FPGA - <u>https://www.ni.com/en/support/documentation/supplemental/20/matlab---simulink---and-labview-fpga--importing-hdl-coder--export.html</u>

See 7890/1 (note the QSP+)

https://github.com/ni/hdlcoder-support-package-for-nifpga-hardware#hdl-coder-support-package-for-ni-fpga-hardware https://knowledge.ni.com/KnowledgeArticleDetails?id=kA03q0000019fsLCAQ&I=en-US

https://www.mathworks.com/help/hdlcoder/gs/generate-hdl-code-from-matlab-code-using-the-command-line-interface.html:jsessionid=e486e1592f8ba9ae6604c29efa8e



### **FlexRIO**

- Target Applications
  - High speed data converters
  - Custom digital interfacing
  - Real time digital signal processing
- Key Benefits
  - Fully configurable
  - High-speed analog, digital, and RF I/O
  - Uses timing and synchronization capabilities of PXI
    - Synchronize Multiple Modules



### **FlexRIO Adapter Modules**



#### η

### **FlexRIO Architectures**

High-Speed Serial Converters, Integrated I/O

- Second FlexRIO architecture
- Mezzanine I/O module communicates with FPGA via high-speed serial communication
- Xilinx UltraScale FPGAs
- JESD204B interface standard
  - Supports high bandwidth, high performance, high speed, and multichannel applications



### **NI Reconfigurable Oscilloscopes**

Model	Channels	Max Bandwidth	Max. Sample Rate	Al Voltage Range	Onboard Memory		
PXIe-5164	2	400MHz	1GS/s	-50V-50V	1.5GB		
PXIe-5170	4/8	100MHz	250MS/s	-2.5V-2.5V	0.75/1.5GB		
PXIe-5171	8	250MHz	250MS/s	-2.5V-2.5V	1.5GB		
PXIe-5172	4/8	100MHz	250MS/s	-40V-40V	0.75/1.5GB		







PXIe-5170









## LabVIEW FPGA Module

- Use LabVIEW to design hardware
- · Offload the most critical pieces of your application
  - High speed control
  - Inline signal processing
  - Custom protocols
  - Custom timing, triggering, and synchronization
  - Fast stimulus/response testing







ni.com

Π

## A Quick Look at LabVIEW FPGA



N

### **LabVIEW Interface**



NI CONFIDENTIAL

# ות LabVIEW FPGA Elements





וח

### **Abstraction of Hardware Complexities**



Directly transfer analog data to processor memory via FIFO for data logging, display, etc.

					lin hilling hided					
			PERCENT ALL YOUR ALL YOU	Control of the second s						
	The second secon									
1 m 1 m 1 m 1 m 1 m 1 m 1 m 1 m		-	~4000 lines of VHDL							

LabVIEW FPGA

VS.

VHDL



### LabVIEW Graphical Development Environment



N

## **FlexRIO FPGA Design Hierarchy**



ni.com

# **User-Defined CLIP**

User CLIP

- Runs completely parallel to LabVIEW FPGA VI
- User defines the entire interface to LV FPGA Block Diagram
- Supports different netlist types
   CLIP in Project



CLIP on Block Diagram



ni.com

Example C	CLIP
-	C:\Users\LocalAdmin\Documents\DeleteMe\Vivado Export Ultrascale\User CLIP\UserRTL_DataAcquisition.vhd - Notepad++ File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
	[] e = [] e [] e [] e = [] e
	Library ieee;
	<pre>2 use ieee.numeric_std.all; 3 use ieee.std_logic_l164.all; 4 use ieee.std_logic_unsigned.all; 5</pre>
Clocks to/from LabVIEW —	6 ⊟entity DataAcquisitionEngine is 7 ⊟ port (
	9 Clocks from LabVIEW 10 LvClock100 : in std_logic;100MHz base clock. LV base clocks are phase locked to the FXI 10MHz. LvClockDerived120 : in std_logic; 10
Memory mapped	12 13Clocks to LabVIEW 14 DataClockOut : out std_logic;Use this exported clock to perform synchronous transfer of data between the CLIP and LV 15
registers to/from host	Registers from CPU 17 18 18 19 19 19 10 10 10 10 10 10 10 10 10 10
	20Registers to CPU 21 dOverflowDetected : out std_logic;latch register if 'DMA to CPU' overflows during an acquisition 22 TestSignalAIn : in std_logic_vector (15 downto 0); 23 TestSignalBIn : in std_logic_vector (15 downto 0); 24 TestSignalSumOut : out std_logic vector (15 downto 0);
DMA to/from Host	25 26DMA to CPU 27 dDmaDataOut : out std_logic_vector(15 downto 0); 28 dDmaDataOutValid : out std_logic; 29 dDmaDataReadyForOutput : in std_logic;
Signals to/from	<pre>30 31DMA from CPU 32 dDmaDataIn : in std_logic_vector(15 downto 0); 33 dDmaDataInValid : in std_logic; 34 dDmaDataReadyForInput : out std_logic;</pre>
LabVIEW	36Data from Signal Source 37 dSignalDataIn : in std_logic_vector(15 downto 0); 39
	-Additional Input/Output Registers dInputRegister0 : in std_logic_vector(63 downto 0); dInputRegister1 : in std_logic_vector(63 downto 0); dInputRegister2 : in std_logic_vector(63 downto 0); dInputRegister3 : in std_logic_vector(63 downto 0); dOutputRegister0 : out std_logic_vector(63 downto 0); dOutputRegister2 : out std_logic_vector(63 downto 0); dOutputRegister2 : out std_logic_vector(63 downto 0); dOutputRegister3 : out std_logic_vecto
	<pre>49asychronous global reset from the LabVIEW enviorment 50 aReset : in std_logic 51 - );</pre>
	52 Cend entity DataAcquisitionEngine; 53

n

```
Example CLIP
```

Application Specific User Code

```
📓 C:\Users\LocalAdmin\Documents\DeleteMe\Vivado Export Ultrascale\User CLIP\UserRTL_DataAcquisition.vhd - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
🚽 UserRTL DataAcquisition.vhd 🗵
      architecture rtl of DataAcquisitionEngine is
       signal dSampleCount : unsigned (15 downto 0);
       signal dMonitorOverflow : std_logic;
      signal dTriggerDelay : std_logic;
      begin
          DataClockOut <= DataClock;</pre>
          GetDataToDMA: process(aReset, DataClock) is
          begin
                if(aReset = '1') then
                  dDmaDataOut <= (others => '0');
                elsif(rising_edge(DataClock)) then
                  if dAcquisitionInProgress = '1' then
                      dDmaDataOutValid <= '1';</pre>
                  else
                      dDmaDataOut <= (others => '0');
                      dDmaDataOutValid <= '0';</pre>
                  end if;
                end if;
          end process GetDataToDMA;
          MonitorDMAOverflow: process (aReset, DataClock) is
          begin
              if (aReset = '1') then
                  dOverflowDetected <= '0';
              elsif(rising edge(DataClock)) then
                  dMonitorOverflow <= dMonitorOverflow or (dAcquisitionInProgress and (not dDmaDataReadyForOutput));
                   dOverflowDetected <= dMonitorOverflow;
              end if;
          end process MonitorDMAOverflow;
```

ni.com

# Socketed CLIP

- Interface between FPGA GPIO/MGTs and LabVIEW
- Runs completely parallel to LabVIEW code .

Project

- Often passes clocks to LabVIEW for synchronous data movement .
- I/O developer defines interface to LabVIEW FPGA

Socketed CLIP in

Socketed CLIP on **Block Diagram** 





ni.com

## Vivado – RTL Hierarchy

A PXIe7915_Export - [C:/Use	ers/LocalAdmin/Documents/DeleteMe/Vivado Export Ultrascale/ProjectExportForVivado/PXIe7915_Export/VivadoPro	oject/PXIe7915_Export.xpr] - Vivado 2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485	- 🗆 ×			
Eile Edit Flow I	ools Window Layout View Help Q- Quick Access		Ready			
■ < > ■ 1			Default Layout			
Flow Navigator 😤 PRC	DJECT MANAGER - PXIe7915_Export		? ×			
PROJECT MANAGE     Settings     Add Sources	Sources         ? _ □ ⊡ ×           Q   ★   ♠   +   ⑦   ● 0         ♦           × □ Design Sources (15)         ^	Project Summary       ×         UserRTL_DataAcquisition.vhd       ×         C:/Users/LocalAdmin/Documents/DeleteMe/Vivado Export Ultrascale/ProjectExportForVivado/PXIe79         Q       >         A       >         P       >         Q       >	? □ Ľ 15_Export/User/UserR' ×			
Language Terr	<ul> <li>MacallanTop(struct) (MacallanTop.vhd) (8)</li> <li>TimingEnginex: MacallanTimingEngine (MacallanTimingEngine.edf)</li> <li>Hostinterfacex: Hostinterface(struct) (Hostinterface.vhd) (5)</li> </ul>	34     dDmaDataReadyForInput : out std_logic;       35     -Data from Signal Source       37     dSignalDataIn : in std_logic_vector(15 downto 0);	^ <b>-</b>			
<ul> <li>IP INTEGRATOR</li> <li>Create Block D</li> <li>Open Block De</li> <li>Generate Block</li> </ul>	<ul> <li>FixedLogicWrapperx : FixedLogicWrapper(struct) (FixedLogicWrapper.vhd) (2)</li> <li>MacallanloBuffersx : MacallanloBuffers(struct) (MacallanloBuffers.vhd) (1)</li> <li>MacallanloBuffersStage1x : MacallanloBuffersStage1(struct) (MacallanloBuffersStage1.vhd)</li> <li>MacallanDramx : MacallanDram(struct) (MacallanDram.vhd) (5)</li> <li>MacallanDramx : TaplMindpwr(hophanics)) (7bMMindpwr/yhd) (4)</li> </ul>	38 39 40 File Home Share View 42 42 42 42 42 42 42 42 42 42	- X			
<ul> <li>SIMULATION</li> <li>Run Simulation</li> </ul>	<ul> <li>Mmcallantwindow: Inevindow(Jenaworal) (Inewindow/ynd) (4)</li> <li>MmcmInst0: NIFpgaMmcmWrapper(rtl) (NIFpgaMmcmWrapper.vhd) (2)</li> <li>theVI: NIFpgaAG_Top_Level_Vivado_Export_fpga(vhdl_labview) (NIFpgaAG_Top_Level_vivado_Export_fpga(vhdl_labview) (NIFpgaAG_Top_Level_view) theCLIPs: NILvFpgaClipContainer(ClipContainer_VHDL) (NILvFpgaClipContainer.vhd)</li> <li>Component_dash_Level_IP_CLIP0: DataAcquisitionEngine(rtlt) (UserRTL_DataAc</li> </ul>	43     Pin to Quid Copy Paste     Paste shortcut     Move Copy to *     Delete Rename folder       46     Clipbend     Clipbend     organize     New folder       48     + → * ↑ ■      • Proist Struct ForVivado > PXIe7915 Export     New folder	Construction     C			
<ul> <li>RTL ANALYSIS</li> <li>Open Elaboration</li> </ul>	<ul> <li>Routing_CLIP1: Wrapper(RTL) (Wrapper.vhd) (2)</li> <li>EnableLogic: NiFpgaEnableLogic_133(rtl) (NiLvFpgaClipContainer.vhd)</li> <li>EnableLogic: NiFpgaEnableLogic_194(rtl) (TheWindow.vhd)</li> </ul>	43       50       51       ★ Quick ascess       52       ←       Desktop				
<ul> <li>SYNTHESIS</li> <li>Run Synthesis</li> <li>Open Synthesia</li> </ul>	<ul> <li>EnableLogic: NiFpgaEnableLogic_87(rtl) (MacallanTop.vhd)</li> <li>NiFpgaIrq(behavior) (NiFpgaIrq.vhd) (3)</li> <li>DmaPortCommunicationInterface(struct) (DmaPortCommunicationInterface.vhd) (2)</li> <li>DoubleSyncBaseBool(rtl) (DoubleSyncBaseBool.vhd) (2)</li> </ul>	53     Image: Constraint of the second				
<ul> <li>IMPLEMENTATION</li> <li>Run Implemen</li> </ul>	HandshakeBool(struct) (HandshakeBool.vhd) (2)      Hierarchy IP Sources Libraries Compile Order	59     Aurora Stream Library       60     DRAM Memory Throughput Test       FPGA   environment.ini Type: Configuration settings	Select a file to preview.			
Open Impleme     PROGRAM AND DI	Tcl Console     Messages     Log     Reports     Design Runs     ×       Q     ₹     ♦     I     ≪     ▶     +     %       Name     Constraints     Status     WNS     TNS     WHS     THS     TPWS     Total Power     Fit	FPGA Bitfiles     OneDrive ailed Routes				
<ul> <li>♣<sup>15</sup> Generate Bitstr</li> <li>&gt; Open Hardwar</li> </ul>		Wetwork				

N

## Vivado – RTL Hierarchy

A PXIe7915_Export - [C:/Users/LocalAdmin/Documents/DeleteMe/Vivado Export Ultrascale/ProjectExportForVivado/PXIe7915_Export/VivadoProject/PXIe7915_Export.xpr] - Vivado 2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485											٥	$\times$			
Elie Edit Flow Iools Window Layout View Help Q- Quick Access									In	Implementation Complete		plete	~		
										🔚 Defa	ult Layout		~		
Flow Navigator 🛛 😤 🌻 🚬	PROJECT MANAGER - PXIe7915_Export													?	×
✓ PROJECT MANAGER	Sources 2	D Project Summary	V IIsorPTI DataAcquisition vhd	~										2 11	13
Settings			Destruct_DataAcquisition.viru	^										: ப	
Add Sources		C:/Users/LocalAdmin	Documents/Deleteme/vivado Expol	tUltrasc	ale/Proje	ectExport	orvivado/PXIe/	915_Export/Usi	en/UserRTL_Data	Acquisition	i.vnd				^
Language Templates	> @ MacallanDramx : MacallanDram(struct) (M	acallanDrai	▶   ‰   🗉   🛍   📶   🛲	Q											
P Catalog	<ul> <li>MacallanWindow : TheWindow(behavioral</li> <li>Mmcmlpst0 : NiEpoaMmcmWrapper(r</li> </ul>	) (TheWind) 44 d0 45 d0	<pre>utputRegister0 : out std_log utputRegister1 : out std_log</pre>	ic_vec	tor(63 tor(63	downto downto	0); 0);								
	> @ theVI:NiFpgaAG_Top_Level_Vivado_	Export_fpga 46 d0	utputRegister2 : out std log	ic_vec	tor (63	downto	0);								
✓ IP INTEGRATOR	✓ Intervention → State >> → State >> → → → → → → → → → → → → → → → → → →	pContainer 48	ucpuckegiscers : out sta_log	IC_Vec	LOF (65	downco	01,								
Create Block Design	Component_dash_Level_IP_CLIF	20 : DataAct 49	asychronous global reset fro	om the i	LabVIEW	envior	ment								
Open Block Design	> @ Routing_CLIP1: Wrapper(RTL) (V	Vrapper.vhd 51 Implementation	Completed	×											
Generate Block Design	EnableLogic : NIFpgaEnableLogic	52 53													
	Hierarchy IP Sources Libraries Compile Ord	er 54 🚺 Imple	mentation successfully completed.		-										
✓ SIMULATION	Severe File Desperting	55 56 Next													
Run Simulation	Source File Properties ? .	X 57	Implemented Design												
	OserRTL_DataAcquisition.vhd	→ ✿ 59 Cono	rate Ditetroom												
✓ RTL ANALYSIS	Enabled	60 <u>G</u> ene													
> Open Elaborated Design	Location: C:/Users/LocalAdmin/Documents/De	leteMe/Viva 62	Reports												
	Type: VHDL ···	63 64 Don't sho	ow this dialog again												
<ul> <li>Run Synthesis</li> </ul>	Librang vil defaultlib	65													
Open Synthesized Design		✓ 66 ✓ 67	OK Cano	el	ignalB	BIn;									
> Open Synalesized Design	General Properties	68													~
✓ IMPLEMENTATION		<												>	
Run Implementation	Tcl Console Messages Log Reports Desig	jn Runs 🛛 🗙											?	_ □	Ľ
> Open Implemented Design	Q ≚ ≑ I4 ≪ ▶ ≫ + %														
	Name	Constraints	Status	WNS	TNS	WHS	THS TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	St
<ul> <li>PROGRAM AND DEBUG</li> </ul>	✓ ✓ synth_1 (active)	constrs_1	synth_design Complete!							49702	53389	92.50	0	0	6
Senerate Bitstream	✓ impl_1	constrs_1	route_design Complete!	0.104	0.0	0.030	0.0 0.000	4.833	0	48644	54518	109.00	0	0	6
> Open Hardware Manager 🛛 🗢 Out-of-Context Module Runs			1 0 0 10 500 N 205												
	DualPortRamCoreFPGAwMemoryn0_synth_1	DualPortRamCoreFPGAwMemoryn0	synth_design Complete!							0	0	0.50	0	0	6
	< -														>

### n

## Vivado – RTL Hierarchy



Π