	L	<u> </u>				 

# 2024 AUSTIN







## HIL Testing Fundamentals

Ritesh Sharma Offering Manager, NI









## **E/E Architecture Transformation**

Moving Towards a Centralized E/E Architecture



# Few CENTRILIZED/ Zonal COMPUTE ECU



# What is a Software Defined Vehicle? (SDV)

### Introduction to SDVs

SDVs are revolutionizing automobile design and function with software as the key driver of vehicle capabilities

### **Increased Flexibility**

SDVs unprecedented adaptability through software updates introducing new features, enhancing efficiency, security, and vehicle life spam

### **Accelerated Innovation**

SDV technology accelerates the rate of innovation and software development allowing for faster development

### **Ecosystem Integration**

SDVs seamlessly integration providing opportunities for enhanced connectivity, safety, and user experience

### **Customer Experience**

SDVs personalized and adaptive user experience with software allowing immersive infotainment systems, and autonomous driving capabilities







# What Can NI Do in HIL?

C
Wi

### Scale Across ECUs and Test Systems

Configurable | Scalable | Customizable | Hardware & Software



Desktop HIL



Component HIL





### connectivity

Navigation Bluetooth reless Charge Wi-Fi V2X etc...

### Infotainment

Instrument Panel Radio Interface Heads-Up Voice Display etc...



# **The NI HIL Advantage**

### Software

### MODEL INTEGRATION

Execute power electronics, motor, and vehicle dynamics models across desktop, real-time, and FPGA compute paradigms in a single platform

VeriStand MathWorks Collaboration

## Technology



### ADVANCED COMPUTING

Test with higher fidelity through high-speed deterministic execution of parameterized and configurable models in I/O connected FPGAs

LV FPGA OPAL-RT Partnership

### Equipment



### I/O BREADTH

A broad range of I/O ensures you can meet the test requirements of advancing technology

> PXI SLSC

### **Operations**



### CUSTOMIZABILITY

A customizable, open platform lets you adapt to changing requirements and lowers the risk of purchasing a system

> Modular I/O Flexible Software

## Integration



### INTEGRATION

Integration with standards like ASAM XIL, FMI/FMU, OSI and 3rd party systems helps you adapt to changing requirements and lowers the investment risk

**Standards** 

**Open Ecosystem** 



# **Built Around Openness & Interoperability Standards**



### **Functional Mockup Interface**

Support for the FMI standard to integrate with your existing toolchain

NI I/O hardware is built on the modular PXI open standard to integrate the latest









# SOFTWARE





# **Key Software for HIL Testing**

Enable Automated Test & Measurement Professionals



Validates hardware and performs embedded software test for HIL with model integration, real-time stimulus generation, and an extensible software environment.

A test executive software that accelerates system development and deployment for engineers in

Streamline lab operations and amplify engineering insights in an integrated, scalable, enterprise solution.



## **NI HIL Software**



NI's primary HIL tool and core for the HIL platform Ready to Run Software for HIL Quickly Configure Systems Model Integration Customizability Test Automation















# **Real-Time Modeling Environment Support**

MathWorks Simulink® Software

LabVIEW

C/C++

FMI 2.0/3.0 Co-Simulation Support

- AVL Boost
- FMU SDK
- Wolfram SystemModeler
- MapleSim
- Altair Activate
- And Can Support More <u>Here</u>

<ul> <li>Default Project 36</li> <li>Targets</li> <li>Controller</li> <li>Aliases</li> </ul>	Software  Simulation Model  Simulation Model  Simulation Model  Simulation Models, y supported mode  Press F1 for models, y Supported models, y Su	Acceleration Acceleration Average del dels, and execution order ou created in any eling environment. te help	Conditional Formula	Even and the second sec
Simulat	ion Model	Behavior Path C:\\test\model1	\model1.vsmodel	
Execu Execu Execution.Ti	ution.Model Time ► tion.Model Status ► me Step Duration ► Outports.Out1 ►	Initial state Decimation Rate [Hz] Auto	Running     Paused      1      1      select decimation	
		Model processor	Automatic -2	
		Array ports		







# **HDL Coder Support Package for NI Hardware**

### MathWorks HDL Coder

File Edit Run Help .

40



O HDL Workflow Advisor     O 1. Set Target	1.1. Set Target Device and Synthesis Tool         Analysis (^Triggers Update Diagram)         Set Target Device and Synthesis Tool for HDL code generation	
11. Set Target Device and synthesis room     12. Set Target Reference Design     13. Set Target Interface     14. Set Model Clock Frequency	Input Parameters Target workflow: NI FPGA Bitfile Generation	System Explorer - Default Project 55 nivssoft File Edit Tools Help
<ul> <li>Repart Model For HDL Code Generation</li> <li>2.1. Check Model Settings</li> <li>3. HDL Code Generation</li> </ul>	Target platform:     PXRe-/B68R     Claunch Board Manager       Synthesis tool:     NI LabVIEW     Tool version:     2019     Allow unsupported version     Refresh       Family:     Kintes/2     Device:     xc?/kl25t     V	Default Project 53
3.1. Set HDL Options     A.2. Generate RTL Code and Testbench     G.4. Create and Compile Project	Package: fbg676 Speed: -1 Browse	
4.1. Select Compile Server     4.2. Set Compile Options     4.3. Generate Project	Run This Task	Bernulation Models     Groundstand Soundstand     For Calculated Channels     Alarms     Procedures
4.4. Compile Project	Result: Lig. Not Run Click: Run This Task.	

G HDL Workflow Advisor - untitled/LUT_BlockRAM_ReadOnly									-	×
Rie Edit Run Help Find:										
<ul> <li>✓ HDL Workflow Advisor</li> <li>✓ ② 1. Set Target</li> <li>○ ^1.1. Set Target Device and Synthesis Tool</li> <li>○ ^1.2. Set Target Reference Design</li> <li>○ ^1.3. Set Target Interface</li> </ul>	1.	3. Set Target Interfa Analysis (^Triggers Upd Set target interface for Input Parameters Target platform interf	ce late Diagram) HDL code gene face table	ration						^
1.4. Set Target Frequency NI     2. Prenare Model For HDL Code Generation		Port Name	Port Type Inport	Data Type uint8	Target Platform Interfaces	~	Interface Mapping	Interface Options		
<ul> <li>2.1. Check Model Settings</li> <li>3. HDL Code Generation</li> <li>3.1. Set HDL Options</li> <li>^3.2. Generate RTL Code and Testbench</li> </ul>		Out1	Outport	uint16	Connector1/DI022 Connector1/DI023 Connector1/DI024 Connector1/DI025 Connector1/DI026 Connector1/DI027	^				

System Explorer - Default Project 55 nivssof	- L	~
File Edit Tools Help		
DE CHIXED X M	# <u>A</u>	
Default Project 55     Targets     Terminal Controller	FPGA Addon	
Controller Hardware Custom Devices Custom Devices Custom Devices Custom Devices Custom Devices Signalation Models User Channels Fr Calculated Channels Fr Calculated Channels Materns NoteT Databasiss W 17 System Channels Alamas System Channels System Mappings System Initialization	The only requirement to the FPGA code is an IRQ (address of 30) to control when the FPGA biffle starts. A quick start document provides an overview of the addon capabilities. It is located at: "%Public%/Documents/National Instruments/WI VentStand (Year/)Custom Devices/IPGA Addon/Windows/Qi Start Documentation/PPGA Addon Quick Start Guidemd" Most of the addon sections contain additional built-in documentation. The supported basic scalar data types are:	ack
	Bitfile path Cr:Usens'Bitesheim\Documents\PO\VeriStand\MODELS\htlicoder\buckconverter\HDL_Subsystem.htbitx RIO Device	
	Scalars Grouped!	



## VeriStand



# **Left Shifting Software Validation**

Increase Software Quality, Iterate Faster, Decouple Hardware and Software Validation Workflows

A new software validation approach is necessary for OEM's to succeed in deploying software-define vehicle (SDV) platforms with new electrical architectures and technologies.







# **NEW VeriStand Virtual ECU Toolkit**

							VECU Demo - VeriStand 2024 Q1		🗡 all Mdarusbriri09
							File Edit Operate View Help	Conne	ected 🗄 Default Project Znivesoff - connected * 🕎 vECU Demo.nivesor * + -
V ECU Demo - VeriStand 2024 Q1		H al	McJarusbrnr09				@ I = + • × • ♥ •	Configure	f ₫ ½ % + 100% ▼
File Edit Operate View Help				_			Filter     VECU Damo nivenzi	- p	
" 🚺 🖉 🔆 👔 🚺 Idle	ECU Demo.nivsscr * +		to any skill state				Calibration	*	
P Filter			- <u>-</u> - <u>×</u> + 100% •				Default Project 2.nivsscr		ECU Network Cluster
VECU Demo.nivsprj							자이(Space (Default Project 2)		
Calibration							Kerner VECU Demo.nivsscr	10	
Workspace (Default Project 2	≡, «								
VECU Demo.nivsscr									LightControl Virtual ECU
	$\overrightarrow{\mathbf{X}}$ <b>(2) f</b>								Execution.Model Command     Execution.Model Time      Execution.Model Time      Execution.Model Status      Execution.Model Status
Simulation Model	Acceleration Average Conditional Formula Lowpass Filter								Execution.Time Step Duration    Execution.Time Step Duration    Inports.LightIntensity
									Outports.Can_Controller_State > Outports.Can_Controller_State > Outports.NumberOfTimeScheduleCalled > Outports.NumberOfTimeScheduleCalled >
Maximum	Minimum Peak and ECU Network Virtual ECU								
	Voirey Coster				Select				🔔 User Channels
	LightSwitch  LightIntensity								LightSwitch >
					Virtual				Upratices av
					virtuar	ECU			
							× ×		v v
							Output Channel Data Viewer Model	el Parameter Manager	Errors and Warnings
							Timestamp SEVERITY SC	OURCE Message	THE INST
		Aliases					1/17/2024 10:54:29 PM Information Ga 1/17/2024 10:54:29 PM Information Ga	ateway Start Date	e: 1/17/2024 10:54 PM Sectem Definition file: CALKers\nitest\Documents\VeriStand Projects\Default Project 2\Default Project 2 nivsodf
			vECU Demo - VeriStand 2024 Q1	I		H al	Mclarusbrnr09	Preparing Compiling	to deploy the System Definition to the targets In the System Definition file.
		System Channels	File Edit Operate View Help		fault Desired 2 minuted ( * 🗶 vECU Desere minute *			Initializing	g TCP subsystem
			V Open			* ¥	× 불 × 100%	% 🔻 rameter Manag	ger Errors and Warnings
4			← → × ↑ 🖡 > This PC > Documen	ts > TestProjects > TestProjects	> CanTest > CanStandardTest > Models	・  じ Search Models	م	<u> </u>	
Output Channel Data Viewer Model Parameter Manager	Inmapped channels Frors and Warnings		Organize • New folder			8	- 🔳 🕘		
			Name	^	Date modified Type	Size			
			Desktop     HeadLight.	fmu	12/18/2023 4:11 PM FMU File	8,770 KB			
			Downloads     Downloads     Downloads     Downloads	n.fmu	12/18/2023 4:11 PM FMU File	8,773 KB 8,771 KB			
			Pictures *						
			Models						
			Videos						
			> 📥 OneDrive	3					
			> 🍠 This PC						
	nn -		> 🔮 Network						
	Jh l								Miro & Donlov
	• • • • • •								
Virt	tual FCU								
VII (									Virtual ECU
			File name:			Virtual ECU	~		
						Open	Cancel		
						<u> </u>	ii. B		*
								v b	
				0 mappings 0 unmapped ch	annels 1 item selected				
			Output Channel Data Viewer Marke	Decementar Manager	Warnings				





# HARDWARE





## **NI HIL System Hardware Architecture**





### Modules



# **Advantages of PXI Instrumentation**

## Flexibility

### Modular, Programmable Hardware

Future-proof systems with reconfigurable hardware that can support various measurements and test techniques

## **Measurement IP**

### **Out-of-the-box Solution**

Pre-built IP for advanced battery test techniques, including OCV, ACIR, EIS, HPCD and others

### **Production Ready** Rugged and Reduced Footprint

Integrate multiple instruments and channel expansion into a single chassis



### Software Systems and Data Management

Integrates with solutions for managing system configuration, remote monitoring, and data aggregation and analysis

### Measurement Quality Accuracy and Repeatability

Industry-leader in repeatable and accurate measurements with a wide portfolio enables the right mix of cost and performance

### Timing and Synchronization PXI Chassis

PCI Express Gen 3 throughput up to 24 GB/s, sub nanosecond latency, P2P streaming, integrated triggering



# **Broad Modular Instrumentation Portfolio**









# **Scalability of PXI Platform for Any Application**

Scaling to Your Needs – Today and Tomorrow



Modular PXI instrumentation fits in a variety of chassis sizes and can be racked into multi-chassis systems for reuse and flexibility





### Data Throughput

### Vehicle Level









# Switch, Load, & Signal Conditioning (SLSC) for HIL

An open architecture for extending NI hardware with switches, loads, and signal conditioning targeted at HIL applications.

Enables larger switches for fault insertion

Handles small to medium loads on a simple circuit card

Adds custom signal conditioning

**Reduces signal** routing complexity







### Host Interface



## **NI HIL System Architecture**

COMPONENTS

ЧO

EXAMPLES





Embedded Controller Windows IoT LTSC USB, GibE, GPIB, Thunderbolt



**RMX-4104** a 800W (36V, 24A) Power Supply



8-ch AI, 8-ch AO, ±20V with Fault Insertion



# **XMOVE**







## **I/O Flexibility and Reconfigurability**

AL-1010

Alias Filter

### xMove-based HIL approach provides flexibility based on standard components

Modularity at both I/O board and sub-system (I/O Box) levels

Flexibility as operational advantage to evolving requirements

Scalability maximizes test coverage from component to system level validation

**Reconfigurability** of signal type on pin level through software

Can be packed (custom-design) into a small cabinet





### **COTS Test System**

Re-Configurable Scalable Customizable Hardware & Software

COTS xMOVE Sub-System

**Re-Configurable** 

Scalable Customizable

Mass Interconnect

**COTS Test Infrastructure** 

19" Rack 24U, 40U Power Supplies E-Stop Power Distribution

# 

# 

10V 2A 0 0

°O





### **COTS Test (Rack) Solutions**



Desktop HIL







### Sub-System HIL

xMove is registered trademark of ALIARO Group







## **Signal Path Flexibility without the Need for Rewiring**

Defined in smart Software and executed in flexible Hardware







## Traditional HIL Systems



## Aliaro xMOVE Platform





## **Software Based Configuration of the Test Systems**



Sub-System HIL Pre-defined system definition file for Sub-system HIL + xMove Configurator for setting signal types on PIN level do create unique setup Pre-defined system definition file for System HIL + xMove Configurator for setting signal types System HIL on PIN level unique setup (Merging the system definition files to create system HIL)

xMove is registered trademark of ALIARO Group







## NI Performance Advantage



### ni.com

\$\$\$	
\$	
\$\$\$\$	
\$	

## **TATA** ELXSI EV – Bi-directional On Board Charger

Date: 22 May 2024



## Tata Elxsi Business Overview Home to a Billion Possibilities



### Transportation

### **AUTOMOTIVE | OFF HIGHWAY**

- User Experience
- Connected & Autonomous
- Electrification



### **AEROSPACE | MARINE | RAIL**

- Embedded & Industrial
- Service design
- Rolling Stock





### **BROADCAST & MEDIA**

- OTT Streaming
- RDK, Android TV, CPE
- QoE, QoS, Customer Experience

### COMMUNICATIONS

- 5G, SDWAN
- Digital Transformation



- Network Transformation



### **MEDICAL DEVICES**

- Product Design
- Systems Engineering
- Regulatory Compliance

### PHARMACEUTICALS

- Safety
- Packaging & Labelling
- Pharmacovigilance





### CORE SERVICES

### Engineering

Disital

### Healthcare

Design







### Overview

As the industry moves towards a Shorter Product Development Life Cycle, verification and validation of software or systems are required at the early stages of the life cycle. This helps to find bugs early, which significantly reduces cost and time. ASPICE ( Automotive Software Process Improvement Capability dEtermination) provides a structured approach to defining, developing, and testing an automotive system.

Case Study: Software and System testing of an On Board Charger ECU, compliant with the ASPICE process.



Automotive SPICE process reference model - Overview

Courtesy: https://vda-gmc.de/wp-content/uploads/2023/02/Automotive\_SPICE\_PAM\_31\_EN.pdf

## Overview of On-Board Charger (OBC)

### **DUT Specifications**

- 800 V Bidirectional OBC
- 2 variants:
  - Single phase 19.2kW
  - Three phase 22kW

### Tata Elxsi Responsibilities

- Test Environment Setup Hardware, Software, and test framework
- Analyzing the requirement and creation of Test cases
- Test Automation
- Test Execution, Data Analysis, Test report generation

### **OBC System Architecture**



### Scope of the project

### Software and System Testing of OBC

- SWE.5 : SW Integration Testing (NI based LV Test System)
- SWE.6 : SW Qualification (NI based LV HIL + HV HIL)
- SYS.4 : System Integration Testing (NI based LV HIL + HV HIL)
- SYS.5 : System Qualification (NI HV HIL)

## HIL and Test Benches

### SW Integration Testing











## Software Tests and System Integration Tests

The Software Integration Test is to verify the individual elements of

SWE.5 & SWE.6 – SI and SQ Testing

software architecture.



### SYS.4 – System Integration

The primary focus of the System Integration Test is to verify that the integrated hardware and software meet the system architecture design (SYS.2).

The testing is performed at both power and signal levels by monitoring the board level signals and SW variables.



### **Power Level Validation : HV HIL**



## SYS.5 : System Qualification test

The primary focus of the System Qualification Test is to verify the DUT is functional as per the system requirements SYS.2.



- PFC Monitoring and ٠ Control
  - **Forward Charging**
  - Reverse charging •
- HV DCDC Monitoring and ٠ Control
- LV System Monitoring and ٠ Control
- **Power Modes**
- HV safety ٠
- Diagnostics



Power Level Validation : HV HIL

## Value Additions



Process Compliance – Traceability



### **Confidentiality Notice**

This document and all information contained herein is the sole property of Tata Elxsi Ltd. No intellectual property rights are granted by the delivery of this document or the disclosure of its content. This document shall not be reproduced or disclosed to a third party without the express written consent of Tata Elxsi Ltd. This document and its content shall not be used for any purpose other than that for which it is supplied.

# **The NI HIL Advantage**

### Software

 И

### MODEL INTEGRATION

Execute power electronics, motor, and vehicle dynamics models across desktop, real-time, and FPGA compute paradigms in a single platform

VeriStand MathWorks Collaboration

## Technology



### ADVANCED COMPUTING

Test with higher fidelity through high-speed deterministic execution of parameterized and configurable models in I/O connected FPGAs

LV FPGA OPAL-RT Partnership

### Equipment



### I/O BREADTH

A broad range of I/O ensures you can meet the test requirements of advancing technology

> PXI SLSC

### **Operations**



### CUSTOMIZABILITY

A customizable, open platform lets you adapt to changing requirements and lowers the risk of purchasing a system

> Modular I/O Flexible Software

## Integration



### INTEGRATION

Integration with standards like ASAM XIL, FMI/FMU, OSI and 3rd party systems helps you adapt to changing requirements and lowers the investment risk

**Standards** 

**Open Ecosystem** 





## **Visit HIL 4 X Demo** in the Expo Center

For more Information Contact: Austin/Brian/Luis/Ritesh



